

Description

HMP offers a flexible range of high density 16 Megabit fast SRAM Modules in industry standard packages. These include PUMA 2, a 66 pin PGA package, PUMA 67, a 68 J-Leaded surface mount package and the PUMA 77, a 68 leaded gull wing surface mount package.

The devices are available with Access times of 25, 35, 45 and 55 ns. All options are configurable as 8, 16, 32 bit wide using CE1-4 for optimum application flexibility. In addition, the surface mount packages are available with the option of independent or single WE control.

All options may be screened in accordance with MIL-STD-883.


16,777,216 bit CMOS High Speed Static RAM

Features

- 16MBit Fast SRAM Module.
- Fast Access times of 25/35/45/55 ns.
- Configurable as 8 / 16 / 32 bit wide output.
- Operating Power 2130 / 2800 / 4150 mW (max.)
Standby CMOS 220mW (max)
- Low voltage data retention
- Fast CMOS Technology.
- Single 5V±10% Power supply.
- TTL compatible inputs and outputs.
- Pin compatible with 4M Modules.
- May be screened in accordance with MIL-STD-883.


Block Diagram

PUMA 2S16000, 67S16000A and 77S16000A



Block Diagram

PUMA 67S16006 and 77S16000



Pin Functions

A0 - A18	Address Inputs	D0 - D31	Data Inputs/Outputs
CS1-4	Chip Select	OE	Output Enable
WE1-4	Write Enable	NC	No Connect
V_{cc}	Power(+5V)	GND	Ground

DC OPERATING CONDITIONS**Absolute Maximum Ratings**⁽¹⁾

Voltage on any pin relative to V_{SS} ⁽²⁾	V_T	-0.5V to +7	V
Power Dissipation	P_D	4	W
Storage Temperature	T_{STG}	-55 to +150	°C

Notes (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) Pulse width: - 3.0V for less than 10ns.

Recommended Operating Conditions

Parameter	Symbol	min	typ	max	units
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	V_{IH}	2.2	-	$V_{CC}+0.5$	V
Input Low Voltage	V_{IL}	-0.5	-	0.8	V
Operating Temperature	T_A	0	-	70	°C
	T_{AI}	-40	-	85	°C (Suffix I)
	T_{AM}	-55	-	125	°C (Suffix M, MB)

DC Electrical Characteristics($V_{CC}=5V\pm 10\%$, $T_A=-55^\circ\text{C}$ to $+125^\circ\text{C}$)

Parameter	Symbol	Test Condition	min	typ ⁽¹⁾	max	Unit
Input Leakage Current	Address, \overline{OE}	I_{L1} $V_{IN}=0V$ to V_{CC}	-8	-	8	μA
	\overline{WE} , \overline{CS}	I_{L2} $V_{IN}=0V$ to V_{CC}	-2	-	2	μA
Output Leakage Current	I_{LO}	$\overline{CS}^{(2)}=V_{IH}$ or $\overline{OE}=V_{IH}$, $V_{I/O}=0V$ to V_{CC}	-8	-	8	μA
		$\overline{WE}^{(2)}=V_{IL}$	-	-	-	-
Average Supply Current	32bit	I_{CC32} $\overline{CS}^{(2)}=V_{IL}$, Minimum cycle, $I_{I/O}=0\text{mA}$	-	-	720	mA
		$\overline{WE}^{(2)}=V_{IL}$ or $\overline{WE}^{(2)}=\overline{OE}=V_{IH}$, 100% duty.	-	-	480	mA
		As above	-	-	360	mA
Standby Supply Current	TTL levels	I_{SB} $\overline{CS}^{(2)}=V_{IH}$, $V_{CC}=5.5V$	-	-	240	mA
		CMOS levels	I_{SB1} $\overline{CS}^{(2)}\geq V_{CC}-0.2V$, $0.2V\geq V_{IN}\geq V_{CC}-0.2V$	-	-	40
Output Voltage Low	V_{OL}	$I_{OL}=8.0\text{mA}$	-	-	0.4	V
Output Voltage High	V_{OH}	$I_{OH}=-4.0\text{mA}$	2.4	-	-	V

Notes: (1) Typical values are at $V_{CC}=5.0V$, $T_A=25^\circ\text{C}$ and specified loading.

(2) \overline{CS} and \overline{WE} above are accessed through $\overline{CS}1-4$ and $\overline{WE}1-4$ respectively. These inputs must be operated simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

Parameter	Symbol	Test Condition	typ	max	Unit
Input Capacitance Address, \overline{OE}	C_{IN1}	$V_{IN}=0V$	-	34	pF
$\overline{WE1-4}$, $\overline{CS1-4}$	C_{IN2}	$V_{IN}=0V$	-	6	pF
I/O Capacitance D0-31	$C_{I/O}$	$V_{I/O}=0V$	-	42	pF (8 bit mode)

Operating Modes

The Table below shows the logic inputs required to control the operating modes of each of the SRAMs on the device.

Mode	\overline{CS}	\overline{OE}	\overline{WE}	V_{CC} Current	I/O Pin	Reference Cycle
Not Selected	1	X	X	I_{SB1}, I_{SB2}	High Z	Power Down
Output Disable	0	1	1	I_{CC}	High Z	
Read	0	0	1	I_{CC}	D_{OUT}	Read cycle
Write	0	X	0	I_{CC}	D_{IN}	Write Cycle

1 = V_{IH} ,
 0 = V_{IL} ,
 X = Don't Care

Note: \overline{CS} above is accessed through $\overline{CS1-4}$ and \overline{WE} is accessed through $\overline{WE1-4}$. For correct operation, $\overline{CS1-4}$ and $\overline{WE1-4}$ must operate simultaneously for 32 bit operation, in pairs for 16 bit operation, or singly for 8 bit operation.


Low V_{CC} Data Retention Characteristics - L Version Only ($T_A = -55^\circ C$ to $+125^\circ C$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
V_{CC} for Data Retention	V_{DR}	$\overline{CS1-4} \geq V_{CC} - 0.2V$	2.0	-	5.5	V
Data Retention Current	I_{CCDR}	$V_{CC} = 3.0V$, $\overline{CS1-4} \geq V_{CC} - 0.2V$, $0.2V \geq V_{IN} \geq V_{CC} - 0.2V$	-	-	0.8	mA
Chip Deselect to Data Retention	t_{CDR}	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t_R	See Retention Waveform	5	-	-	ms

AC Test Conditions

- *Input pulse levels: 0.0V to 3.0V
- *Input rise and fall times: 3 ns
- *Input and Output timing reference levels: 1.5V
- * $V_{CC} = 5V \pm 10\%$
- *PUMA module is tested in 32 bit mode.

Output Load



AC OPERATING CONDITIONS

Read Cycle


Parameter	Symbol	025		35		45		55		Units
		min	max	min	max	min	max	min	max	
Read Cycle Time	t_{RC}	25	-	35	-	45	-	55	-	ns
Address Access Time	t_{AA}	-	25	-	35	-	45	-	55	ns
Chip Select Access Time	t_{ACS}	-	25	-	35	-	45	-	55	ns
Output Enable to Output Valid	t_{OE}	-	15	-	15	-	15	-	15	ns
Output Hold from Address Change	t_{OH}	5	-	5	-	5	-	5	-	ns
Chip Selection to Output in Low Z	t_{CLZ}	5	-	5	-	5	-	5	-	ns
Output Enable to Output in Low Z	t_{OLZ}	0	-	0	-	0	-	0	-	ns
Chip Deselection to Output in High Z ⁽³⁾	t_{CHZ}	0	10	0	10	0	10	-	10	ns
Output Disable to Output in High Z ⁽³⁾	t_{OHZ}	0	10	0	10	0	10	0	10	ns

Write Cycle

Parameter	Symbol	025		35		45		55		Unit
		min	max	min	max	min	max	min	max	
Write Cycle Time	t_{WC}	25	-	35	-	45	-	55	-	ns
Chip Selection to End of Write	t_{CW}	15	-	15	-	15	-	15	-	ns
Address Valid to End of Write	t_{AW}	15	-	15	-	15	-	15	-	ns
Address Setup Time	t_{AS}	0	-	0	-	0	-	0	-	ns
Write Pulse Width	t_{WP}	15	-	15	-	15	-	15	-	ns
Write Recovery Time	t_{WR}	0	-	0	-	0	-	0	-	ns
Write to Output in High Z	t_{WHZ}	0	10	0	10	0	10	0	10	ns
Data to Write Time Overlap	t_{DW}	10	-	10	-	10	-	10	-	ns
Data Hold from Write Time	t_{DH}	0	-	0	-	0	-	0	-	ns
Output Active from End of Write	t_{OW}	5	-	5	-	5	-	5	-	ns




Read Cycle Timing Waveform (1,2)




Notes:

- (1) During the Read Cycle, \overline{WE} is high for the module.
- (2) Address valid prior to or coincident with \overline{CS} transition Low.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Write Cycle No.1 Timing Waveform




Write Cycle No.2 Timing Waveform⁽⁵⁾



AC Characteristics Notes


- (1) A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
- (2) t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} low transition, outputs remain in a high impedance state.
- (5) \overline{OE} is continuously low. ($\overline{OE}=V_{IL}$)
- (6) D_{OUT} is in the same phase as written data of this write cycle.
- (7) D_{OUT} is the read data of next address.
- (8) If \overline{CS} is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (9) t_{WHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Low V_{CC} Data Retention Timing Waveform




Package Details


PUMA67F16006



PUMA77F16006




PUMA2F16006




Pin Definitions


PUMA 67S16000 / PUMA 77S16000



PUMA 67S16000A / PUMA 77S16000A



PUMA 2S16000



6353379 0002778 603

8

Military Screening Procedure

MultiChip Screening Flow for high reliability product in accordance with Mil-883 method 5004 shown below

MB MULTICHIP MODULE SCREENING FLOW		
SCREEN	TEST METHOD	LEVEL
Visual and Mechanical Internal visual Temperature cycle Constant acceleration	2017 Condition B or manufacturers equivalent 1010 Condition B (10 Cycles, -55°C to +125°C) 2001 Condition E (Y ₁ only) (10,000g)	100% 100% 100%
Burn-In Pre-Burn-in electrical Burn-in	Per applicable device specifications at T _A =+25°C Method 1015, Condition D, T _A =+125°C, 160hrs min	100% 100%
Final Electrical Tests Static (dc) Functional Switching (ac)	Per applicable Device Specification a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100% 100% 100% 100% 100%
Percent Defective allowable (PDA)	Calculated at post burn-in at T _A =+25°C	10%
Hermeticity Fine Gross	1014 Condition A Condition C	100% 100%
Quality Conformance	Per applicable Device Specification	Sample
External Visual	2009 Per vendor or customer specification	100%

■ 6353379 0002779 54T ■

9

Ordering Information

PUMA 2S16000AMB-025

